Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias
نویسندگان
چکیده
The advancement of area-array packages, such as flip chips and chip scale packages, has driven the adoption of high density interconnects (HDIs) that allow for an increased number of I/Os with a smaller footprint area. HDI substrates and printed circuit boards use microvias as interconnects between conductor layers. HDIs have evolved from single-level microvias to stacked microvias that traverse sequential layers. A stacked microvia is filled with electroplated copper to make electrical interconnections and support the outer level(s) of the microvia or components mounted to the upper capture pad. A common problem in copper-filled microvia fabrication is that the copper plating process can result in incomplete filling, dimples, or voids. However, the effects of these copper filling defects on the reliability of microvias are unknown. This study is the first known investigation and analysis of the influence of voiding and incomplete copper filling defects on the thermomechanical stresses in microvias. Single-level and stacked microvias were modeled using the finite element method to simulate fully filled and partially filled microvias, as well as filled microvias with voids of different sizes. The stress states of these microvia models under thermal shock loads were investigated to determine the effects of the filling defects on the reliability of microvias. The finite element modeling and simulation results demonstrated that stacked microvias experienced greater stresses than single-level microvias. With the same microvia geometry and material properties, copper filling reduced the stress level on the microvia structure, where fully copper-filled microvias had a lower stress level than partially filled microvias. The presence of voids generally increased the stress level in the microvia structure, but with a very small void size, the maximum stress in the microvia can be less than in a non-voided microvia. The stress level and the location of the maximum stress varied with changes in the void size.
منابع مشابه
Simulation of a New Process Design to Fabricate a Rectangular Twist Waveguide Using Extrusion and a Twist Die
The aim of the present study is to determine the feasibility of making a rectangular twist waveguide used to rotate electromagnetic waves. For this purpose, the process of fabricating an aluminum rectangular twist waveguide was simulated by making use of finite element method and Deform software. The optimum length and angle of the twist die for manufacturing a twist waveguide with inner cross ...
متن کاملInfluence of EDM Characteristic Parameters on the Surface Microstructure in CK45 Alloy Steel
Electro Discharge Machining (EDM) is a very efficient machining process widely used in manufacturing components of complicated geometry. Based on its nature, i.e. material removal by electric discharge, the process induces thermal stresses that in turn result in generation of wide spread micro-cracks on the surface of the machined part. In this paper the influence of EDM characteristic paramete...
متن کاملReliability Assessment of Voided Microvias in High Density Interconnect Printed Circuit Boards under Thermo Mechanical Stresses
Title of Document: RELIABILITY ASSESSMENT OF VOIDED MICROVIAS IN HIGH DENSITY INTERCONNECT PRINTED CIRCUIT BOARDS UNDER THERMO MECHANICAL STRESSES Roozbeh Bakhshi, Master of Science, 2013 Directed By: Professor Michael Pecht, Department of Mechanical Engineering Microvias allow signal and power transmission between layers in high density interconnection printed circuit boards. Presence of voidi...
متن کاملInfluence of Viscoelastic Foundation on Dynamic Behaviour of the Double Walled Cylindrical Inhomogeneous Micro Shell Using MCST and with the Aid of GDQM
In this article, dynamic modeling of double walled cylindrical functionally graded (FG) microshell is studied. Size effect of double walled cylindrical FG microshell are investigated using modified couple stress theory (MCST). Each layer of microshell is embedded in a viscoelastic medium. For the first time, in the present study, has been considered, FG length scale parameter in double walled c...
متن کاملStudy by simulation the influence of temperature on the formation of space charge in the dielectric multilayer Under DC Electric stress
Multidielectric polyethylene is a material that is generally employed as insulation for the HVDC isolations. In this paper, the influence of temperature on space charge dynamics has been studied, low-density polyethylene (LDPE) and Fluorinated Ethylene Propylene (FEP) sandwiched between two electrodes were subjected to voltage application of 5kV (14.3 kV/mm) for extended duration of time ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013